Flip chips using various adhesives were studied. The 
Introduction
Many simple processes for flip chip assemblies at low costs have been developed ͓1-5͔. There are many options to select from for a particular application of flip chip technology. These include lead-free solder, gold, polymer, etc., as the bump material to meet the requirements of applications. The substrate material can be glass, ceramics, FR-4, flex, etc. A solder alloy may be used to provide electrical interconnection and an underfill epoxy selected from many products available in the market to provide mechanical bonding of the flip chip to the substrate. An adhesive material can also be used as the electrical and/or mechanical bonding material, if gold bumps are selected to use. Electronics packaging engineers have an increasing selection of possible flip chip assembly processes, based primarily on cost, reliability and complexity.
Adhesive materials used in flip chip assemblies include anisotropic conductive adhesive ͑ACA͒, nonconductive adhesive ͑NCA͒ and isotropic conductive adhesive ͑ICA͒. ACA materials have two forms: film form ͑ACF͒ and paste form ͑ACP͒. Flip chip attachment with ACP, ACF or NCA has fewer process steps compared with other flip chip processes ͓6͔.
Flip chip attachment using gold bumps with adhesive is a solderless and low temperature flip-chip-mounting method. For many applications where high temperature is not desirable and reflow of a solder alloy is not allowed, flip chip using gold bumps with adhesive can be a solution. The demand for elimination of alpha emission, environmental requirements, requirements for gold bumps with fine pitch, applications of flip chip on glass ͑liquid crystal displays͒, etc. can be other reasons for choosing flip chip assembly processes using gold bumps with adhesive.
ICA can be used in the stud bump bonding ͑SBB͒ process that was invented as a solderless flip-chip-mounting method for highdensity mounting of bare chips on glass epoxy or glass polyimide resin printed circuit boards. It was claimed that the process was inexpensive and reliable ͓1,7͔. The gold bumps are formed with gold wire, using a modified wire bonding method. The stud bump has a two-stage construction, which helps transfer electrically conductive epoxy to the gold bump and is critical in preventing the spreading of the conductive epoxy. Cleaning is not required before the underfill is applied. The process is reworkable before curing of the underfill epoxy. If a defect is found before underfilling, the flip chip can be easily removed at room temperature and replaced with a new chip without the need to clean the terminals on the substrate ͓8͔.
This paper discusses flip chips on FR-4 and ceramics using NCA, ICA, ACF, or ACP. Several ACF and ACP materials with different types of adhesive resin and conductive particles and a few NCA and ICA materials were investigated. Design of experiments was carried out using the fractional factorial technique. Flip chips were assembled on test vehicles for various reliability tests. The reliability performance of the processes was compared.
The SBB process was evaluated for a flip chip in package application. A SBB packaging process having reduced process steps compared with the typical SBB process was proposed. Several issues affecting the assembly are also discussed in this paper.
Flip Chip on Board Using NCA
The reliability tests conducted for flip chips using NCA or ACF included temperature cycle test-1 (Ϫ20°C/ϩ60°C) and test-2 (Ϫ30°C/ϩ100°C), temperature humidity test ͓25°C/55°C, 95% relative humidity ͑RH͔͒, artificial sweat test (38°C in an artificial sweat environment͒, drop test ͑from 170 cm height͒, and temperature behavior test (Ϫ10°C/ϩ70°C). The test die used for the evaluation trials using NCA or ACF had a size of 3.5 mm ϫ6.0 mm, a minimum terminal pitch of 310 m, and 33 gold bumps. The gold bump had a size of 100 mϫ100 m. The substrate boards were multilayer rigid flex with gold pads.
A typical flip chip attachment using NCA is simple, and involves only two process steps: NCA placement, and integrated circuit ͑IC͒ placement and bonding. This process can give reasonable reliability and high assembly yield, when the parameters for epoxy placement ͑dispensing volume and pattern, shelf life of the epoxy͒ and bonding conditions ͑bonding force, temperature and time, cooling temperature͒ are optimized.
An L 18 orthogonal array was selected for the DOE. Seven parameters ͑dispensing volume and pattern, shelf life of the epoxy, bonding force, temperature and time, cooling temperature͒ with three levels and one parameter ͑surface cleanliness͒ with two levels were investigated in the experiments. Eighteen experiments with four runs for each experiment were conducted, and the incircuit voltage and functional tests were performed after the bonding experiments.
The analysis of variance ͑ANOVA͒ technique was used to establish the relative significance of the individual parameters. The ANOVA analysis revealed with 99% confidence that dispensing volume and pattern of the NCA, and bonding force and temperature, were the important parameters significantly affecting the assembly yield.
Based on the DOE results, the settings for five parameters were determined. However, the other three parameters needed further investigation. This was because the DOE was performed using the fractional factorial design technique, which could significantly reduce the number of experiments. One drawback of this technique was that some interactions of the factors investigated might not be distinguished completely from the effects of individual factors. Therefore, another DOE was carried out to focus on investigation of only three parameters whose settings could not be determined in the first DOE having eight parameters. After the two DOE analyses, the settings for all eight parameters were determined.
Confirmation and yield testing experiments were then conducted. The assembly yield was found to be over 97%. Failure analysis helped to further improve the assembly yield.
All of the samples tested passed the temperature cycle test-1, the temperature behavior test, the temperature humidity test and the drop test. Eighty percent of the tested samples passed the artificial sweat test; 95%, 90%, 85% and 70% of the samples passed 84 cycles ͑1 week͒, 168 cycles ͑2 weeks͒, 336 cycles ͑4 weeks͒ and 588 cycles ͑7 weeks͒ of the temperature cycle test-2, respectively. Table 1 shows advantages and disadvantages of a flip chip process using gold bumps with NCA, ACF, or ACP compared to a typical flip chip process using eutectic solder bumps with underfill epoxy.
Flip Chip on Board Using ACF
Six ACF materials were evaluated. The ACFs have different types of conductive particles and densities. Preliminary studies were carried out to select ACF materials. Bonding tests, functional tests, temperature cycling tests and artificial sweat tests were conducted to evaluate the ACF materials and the process. The dies and substrate used were the same as those used for the NCA process.
To optimize the bonding parameter settings, DOE was performed. Three ACF materials were selected for the DOE runs because they did not produce any failures in the preliminary studies. Four factors were selected and three levels for each factor were determined. There were a total of nine experiments and four runs for each experiment in this DOE using an L 9 orthogonal array. The attribute frequency for each level or each interaction was calculated based on the in-circuit voltage and functional test results. The best combination of parameter settings and material was determined. Confirmation and yield testing experiments were then conducted. The assembly yields were 100%.
All of the samples assembled during the yield runs passed temperature cycle test-1, the temperature behavior test, the temperature humidity test and the drop test. Ninty percent of the tested samples passed the artificial sweat test; 95% of the samples passed 336 cycles ͑four weeks͒ of temperature cycle test-2. The assembly yield and the reliability performance of the ACF process were better than those of the NCA process.
Although the assembly yield in this study with a sample size of a few hundreds was 100%, the yield for a mass production on a workshop floor may not be 100%. In the case that the cost for rework is lower than that of the product, reworkable mounting processes are desired.
An ACF process is reworkable. Rework using the method recommended by ACF manufacturers was evaluated first. The IC was heated at approximatly 180°C, twisted and removed. However, it was very difficult to completely remove the cured ACF. Cleaning with acetone was used as recommended, but this did not work. Therefore, after the IC was removed, another piece of the same ACF was added on the first cured ACF layer. Then, another cycle of pre-bonding and final bonding was carried out, as shown in Fig.   1 . Studies revealed that the yield of this rework process was 100% and the first cured residual ACF did not affect the rework yield. Therefore, the steps to remove and clean the first cured ACF were not required.
Flip Chip in Package Using ACP
The test die used for the evaluation trials had a size of 3 mm ϫ4.6 mm, a minimum terminal pitch of 220 m, and 22 gold bumps. The gold bump had a size of 100 mϫ100 m. The substrate boards were multilayer ceramics with gold pads. The reliability tests conducted for flip chips using ACP included temperature cycle test-3 (Ϫ30°C/ϩ70°C), temperature humidity test (25°C/55°C,95% RH), temperature cycle test-4 (Ϫ40°C/ ϩ125°C), artificial sweat test (38°C in an artificial sweat environment͒, and drop test ͑from 170 cm height͒.
DOE was conducted using the fractional factorial technique. A modified L 8 orthogonal array ͓9͔ was selected for the DOE. There were a total of eight experiments and five runs for each experiment in this DOE. Table 2 shows the details of the DOE.
The one factor with four levels was the adhesive material. Two ACP, one ACF and one NCA materials were the four levels. The important bonding parameters and laser marking were the other four factors. The differences of the two levels of bonding time (t1 and t2), temperature (T1 and T2) and force (F1 and F2) were 30 s, 10°C and 10 N, respectively.
Inspection tests were conducted after packaging experiments. Only one failure was produced using the condition of Experiment 1. The packaging yield using the conditions of Experiments 2-8 was 100%. This means that the flip chip attachment using any of the NCA, ACF and ACP materials investigated can produce 100% assembly yield.
A temperature cycling test (Ϫ30°C/ϩ60°C) was conducted using all the samples that passed the inspection. A further temperature cycling test (Ϫ40°C/ϩ125°C) was conducted using 24 samples ͑three samples from each DOE experiment͒ that passed the first temperature cycling test to further compare the reliability performance of the samples using the adhesives. There were three reasons for conducting these tests. First, after intensive research, it was not a problem anymore at that time to assemble flip chips using any of the materials to achieve 100% assembly yield. The target was to obtain 100% reliability. Second, flip chips using ACAs usually had reliability problems with temperature cycling and humidity tests ͓6͔. Third, from our previous experience and a preliminary study for this industry application, if the packages could pass the temperature cycling tests, they could also pass Table 1 Advantages and disadvantages of a flip chip process using adhesive compared to a typical flip chip process using solder with underfill epoxy Transactions of the ASME other reliability tests required for the application. This was because the encapsulation helped to protect the packages from moisture, etc. Analysis of the DOE runs was performed to determine parameter settings and select the adhesive material. Pareto analysis ͓10͔ was carried out. The estimated attribute frequencies of failure and the estimated effects ͓11,12͔ of the five factors on the estimated failure frequencies were calculated. The results revealed that the most significant factor was the adhesive material selection and the most insignificant factor was laser marking.
After the analysis, ACP 2, T2, F2 and t1 were determined to be the adhesive material, bonding temperature, force and time, respectively. The final combination of the important factors was the same parameter setting of Experiment 4. Therefore, confirmation runs could be omitted in this study.
Yield runs were carried out using the parameter settings determined after the DOE analysis. The packaging yield of the process was 100%. The reliability tests required for the application were conducted. No failure occurred. The flip chip packages attained 100% reliability required for the application.
For research purposes ͑not for the industrial application requirements͒, extended temperature cycling test-4 (Ϫ40°C/ϩ125°C) was conducted using the samples that already passed temperature cycling test-3 (Ϫ30°C/ϩ70°C, 112 cycles͒. The reliability performance of the packages was quite satisfactory: 100% of the tested samples survived 836 cycles of temperature cycling test-4 ͑required cycles for the application were 30 cycles͒; 95%, 85% and 80% of the samples survived 1401, 2266 and 4329 cycles of the test, respectively.
An ACP process is also reworkable. A rework procedure for an ACP process, as shown in Fig. 2 , was developed. After the IC was removed, more ACP material was added on the substrate site and another IC was assembled. Studies revealed that the yield of the rework process was 100%. And the residual first cured ACP volume did not affect the rework yield. Therefore, the steps to remove and clean the first cured ACP were not required.
SBB Processes
The test bare die used had a size of 3 mmϫ4.6 mm, a minimum terminal pitch of 220 m, and 22 aluminum pads as terminals without bumps. The pad had a size of 76 mϫ76 m. The gold bumps were formed using a wire-bonding machine. The substrate used had 100 circuitry sites for mounting the bare dies. The substrate boards were multilayer ceramics with gold pads.
For this application of flip chip on ceramic substrates, the following standard SBB assembly steps were used for trials first:
1. stud bump leveling; 2. conductive adhesive dipping; 3. IC placement; 4. curing of conductive adhesive; 5. underfilling; 6. curing of underfill epoxy; 7. encapsulation; 8. curing of encapsulant; and 9. dicing.
The gold bumps were leveled by applying force. After dipping into a silver-filled conductive adhesive, the flip chips were placed onto ceramic substrates. Curing of the conductive adhesive was carried out at 120°C for 2 h in a curing oven. Underfill was applied by dispensing an epoxy on the sides of the chip. The substrate was kept at 60°C during underfilling. Curing of the underfill was then performed at 100°C for 2 h in the curing oven. An epoxy-based encapsulant was dispensed on the tops and sides of the flip chips. Curing of the encapsulant was also conducted at 100°C for 2 h in the curing oven. Dicing was carried out to obtain individual packages.
The standard SBB process works well for many applications, especially when the substrate is very flat, such as the glass substrate in flip chip on glass applications. However, it has more process steps compared with the flip chip mounting processes using ACF, ACP, NCA ͓6,13͔. In the application of this study, the standard SBB process involved separately three process steps for curing of the conductive adhesive, underfill epoxy, and encapsulation epoxy, requiring in total 6 h for curing and more hours for cooling.
In addition, in the industrial application targeted, the pad surfaces on the multiple-layer substrate were not flat and had a lack of planarity at the initial development stage. It was found that many samples had open circuit interconnections after curing of the conductive adhesive. To solve the problem, one method was to improve the coplanarity of the pad surfaces on the multiple-layer substrate. This could be done by the substrate manufacturer. Another method was to develop an alternative SBB process that could work well even if the surfaces of the substrate pads were not flat.
For these two reasons, instead of the standard process, a modified process flow shown in Fig. 3 was used. The proposed assembly steps became:
1. epoxy placement; 2. stud bump leveling; 3. conductive adhesive dipping; 4. IC placement and bonding; 5. encapsulation; 6. curing of encapsulant; and 7. dicing.
A snap-cure-type epoxy was first dispensed onto the substrate. Next, the gold bumps were leveled and conductive adhesive dip- ping was performed. The IC with dipped conductive adhesive was placed onto the bonding site. Heat and pressure were then applied. The step of curing of underfill epoxy in a curing oven was not required. Furthermore, because an encapsulation curing process was conducted in the application, the separate curing step for the conductive adhesive could also be omitted. This SBB process has fewer process steps compared with the typical SBB process. When the assemblies were put in the oven to cure the encapsulant, the epoxy dispensed before bump leveling and the conductive adhesive, which were incompletely cured during bonding, would also be further cured. The two separate steps of curing of the conductive adhesive and of the underfill epoxy, that in total needed 4 h for curing and more hours for cooling, were not required. This proposed process therefore resulted in shortened packaging time.
Furthermore, during bonding, each pair of gold bump and pad was slightly deformed to contact to each other more, due to the heat and pressure applied. After bonding, the snap-cure-type epoxy would hold the bumps in contact with the corresponding pads. Therefore, the proposed process also improved assembly yield although the pad surfaces on the multiple-layer substrate were not flat and had a lack of planarity at the initial development stage.
Conclusion
Flip chip on board using gold bumps with NCA or ACF was studied. The assembly yields of the NCA and ACF processes were 97% and 100%, respectively. A number of reliability tests were also carried out. The reliability performance of the ACF process was better than that of the NCA process.
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